Neuromorphic multi-neuron VLSI devices

The design of neuromorphic multi-neuron VLSI devices requires integration of low power, slow, noise sensitive analog circuits with fast, asynchronous digital circuits. In this project I will develop circuit techniques to optimize these designs and implement state-of-the art circuits, maximising digital event transmission and minimizing noise and cross-talk.